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We present some basic integer arithmetic quantum circuits, such as adders and
multipliers-accumulators of various forms, as well as diagonal operators, which oper-
ate on multilevel qudits. The integers to be processed are represented in an alternative
basis after they have been Fourier transformed. Several arithmetic circuits operating on
Fourier transformed integers have appeared in the literature for two level qubits. Here
we extend these techniques on multilevel qudits, as they may offer some advantages rel-
ative to qubits implementations. The arithmetic circuits presented can be used as basic
building blocks for higher level algorithms such as quantum phase estimation, quantum
simulation, quantum optimization etc., but they can also be used in the implementation
of a quantum fractional Fourier transform as it is shown in a companion work presented
separately.
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1 Introduction
The common representation of the elementary quantum information is the qubit, where its
state is a superposition a|0〉+ b|1〉 which belongs to a two-dimensional Hilbert space with two
basis states |0〉 and |1〉 known as the computational basis. A quantum computer is a finite
dimensional quantum system composed of a qubits collection, performing various unitary
operations on the qubits (quantum gates) and quantum measurements. Accordingly, there
is a correspondence between a qubit and a classical bit, in the sense that the basis states
of a qubit follow the binary logic. We can extend this correspondence to multivalued logic
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instead of two values only by enlarging the dimension of the elementary Hilbert space used.
The qudit is a generalization of the qubit to a larger Hilbert space of dimension d > 2. The
state of a qudit is a superposition a0|0〉+ a1|1〉+ · · ·+ ad−1|d − 1〉, where |0〉, |1〉, . . . |d − 1〉
are the computational basis states. Qutrit is a special name for the case d = 3, while ququart
corresponds to d = 4. In many cases, the employment of a multivalued quantum logic is more
natural. E.g. in ion traps we could exploit more than two energy levels. Multiple laser beams
could be used to manipulate the transitions between these levels [1].
Working with qudits instead of qubits may offer some advantages. The required number
of qudits is smaller by a factor log2 d than the corresponding number of qubits for the same
dimension a quantum computer has to explore. E.g. the dimensions of a composite system of
n qubits is 2n, while the same dimension can be reached with only logd 2
n = log2 2
n/ log2 d =
n/log2d qudits. Such as reduction of the required number of physical carriers of quantum
information is advantageous, considering the difficulty of reliably controlling a large number
of carriers. Also, when fewer quantum information carriers are used, a decrease in the overall
decoherence is expected and this fact favors the scalability issues [1, 2].
Another advantage, which is also related to the adverse effect of decoherence, is that fewer
multilevel qudit gates are required to construct a quantum circuit implementing a given uni-
tary operation compared to the case of using two-level gates [1, 3]. Fewer gates reduce the
number of steps needed to complete the circuit operation (circuit depth), and consequently
less errors are accumulated during the overall operation of the circuit. Even so, protection of
quantum information against environmental interaction is inevitable. Quantum error correct-
ing codes and fault tolerant gate constructions to combat decoherence on multilevel qudits
have been proposed and they are similar to the ones used for the qubit case [4, 5, 6].
At a higher level, generalizations of known quantum algorithms and circuits using d-level
qudits may offer improvements with respect to their qubits implementation counterparts.
E.g., quantum phase estimation, which is the core part of Shor’s algorithm [7] and also it
is used in quantum simulation [8], is improved in terms of success probability when mul-
tilevel qudits are incorporated [9]. Multiple-valued version of Deutsch-Josza algorithm has
been reported in [10] while an implementation proposal for five level superconducting qudit
appeared in [11]. Qudits version for Grover’s algorithm [12] has been reported in [13]. The
high dimensional Deutsch-Josza algorithm may find applications in image processing, while
the high dimensional Grover’s algorithm offers a trade-off between space and time.
An assortment of quantum gates operating on qudits have been proposed or experimentally
realized on various technologies. Single and two qudit d-level gates proposed in [1, 14] for the
ion trap technology. Single qudit gates for d = 5 implemented in superconducting technology
and used to emulate spins of 1/2, 1 and 3/2 in [15]. Proposals for single and two qudit gates
based on superconducting technology appeared in [16]. Single qudit gates based on optical
technology reported in [17]. Three dimensional entanglement between photons observed in
[18].
In this work we present some quantum arithmetic circuits operating on d-level qudits
by extending results given in prior works [19, 20, 21]. These circuits exploit the quantum
Fourier transform and various single qudit and two qudit rotation gates to perform the desired
calculations. Processing in the Fourier domain may offer some advantages related to speed
[21] and robustness to decoherence [22, 23]. Among the proposed circuits are various versions
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of adders (adder with constant, generic adder, adder with constant controlled by single qudit)
and multipliers (multiplier with constant and accumulator, multiplier with constant). Such
circuits are useful in many quantum algorithms, e.g. quantum phase estimation, quantum
simulation.
The increased interest in quantum information processing exploiting d-level qudits, both in
theoretical and experimental aspects, was one of the stimulation for this work. However, the
main motivation was the particular application targeted by the quantum circuits presented
in this manuscript, which is a new definition of the fractional Fourier transform. Unitary
operations on high dimensional d-level qudits fit more naturally for this specific application
because the proposed fractional Fourier transform operates on a Hilbert space of dimension
dn, where d 6= 2 is a prime. The development of the quantum fractional Fourier transform
and its implementation on qudits is presented in a separate work [24].
The rest of the paper is organized as follows: A short background about design and
synthesis of qudits quantum circuits is given in section 2. The elementary and basic qudit
gates used in the proposed designs are given in section 3. The quantum Fourier transform
definition and its circuit for q qudits of d levels is presented in section 4. Section 5 introduces
integer arithmetic circuits like adder with constant, adder of two integers, controlled adder
with constant, multiplier with constant and accumulator, and multiplier with constant. All
of the arithmetic units accept one of their operands after it has been Fourier transformed.
In section 6 a method to implement a diagonal operator on q qubits is analyzed where the
diagonal elements are some powers of roots of unity. A quantum multiplier of two integers
is introduced and then a quantum squarer is built upon this multiplier. It is demonstrated
how to introduce relative phases between the basis states of superposition which depend
quadratically on the index of the basis state. It can be generalized for a function that is
polynomial in the states index. This operation is a necessary part of the quantum fractional
Fourier transform presented in the companion article and also it may find other applications,
such as quantum simulation algorithms and Grover’s search algorithm. Appendix A gives the
decomposition of a three qudits rotation gate introduced in section 6. Complexity analysis in
terms of quantum cost, depth and width is reported in section 7. In Appendix B we discuss
how it is possible to use a discrete library of components to approximate the proposed designs
and the impact to cost and depth. A discrete library of gates is necessary if fault tolerance is
to be incorporated. Finally, we conclude in section 8.
2 Background and related work
The construction of a complex quantum circuit operating on multilevel qudits is based on
the selection of a set of elementary qudit gates and their interconnection so as to achieve
the target operation. A multilevel gate operates on a single qudit, on two qudits or more
qudits. A single d-level qudit gate is represented by a unitary matrix U of dimensions d× d.
It transforms an initial qudit state |ψ〉in to |ψ〉out = U |ψ〉in. As an example consider the
general superposition qutrit state |ψ〉in = a|0〉+ b|1〉+ c|2〉. The application of the gate
U =

0 0 11 0 0
0 1 0

 = |1〉〈0|+ |2〉〈1|+ |0〉〈2|
on this state results to the state |ψ〉out = c|0〉+ a|1〉+ b|2〉.
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Two qudit gates operate on states of two qudits which are d2 dimensional, so their rep-
resenting unitary matrices have dimensions of d2 × d2. Two single qudit gates V1 and V2
operating on two different qudits can be seen as a two qudit gate which is their tensor prod-
uct U = V1 ⊗ V2. However, not every two qudit gate can be decomposed as a tensor product
of two single qudit gates, in which case we have an entangling gate.
Consecutive application of single, two or more qudit gates to a collection of q qudits results
in a quantum circuit which is represented by a unitary matrix of dimensions dq × dq. The
design of a quantum circuit is the procedure of interconnecting various elementary gates so as
to fulfill the given specifications. These specifications are given in the form of a unitary matrix
or the relationship between the desired input-output state relation in the computational basis.
It is proven that single qudit gates and a two qudit gate alone are adequate to form a
universal set of gates, provided that the two qudit gate is an entangling gate [25]. A universal
set of gates can be used to approximate any target quantum circuit with arbitrary precision.
Various sets of qudit gates (gate libraries) and methods to exploit them to build more complex
unitaries have been introduced in the literature. The library used in [1] consists of single and
two qudit gates with continuous parameters and the synthesis method is based on spectral
decomposition of the target unitary matrix. Cosine-Sine decomposition is another method
used in [26]. A discrete set of single qudit gates and a single two qudit gate is used in [27]
to synthesize the large unitary matrix using QR decomposition. In [14] a different two qudit
gate and a set of single qudit gates is used along with quantum Shannon decomposition to
synthesize the target unitary. The previous methods and results are similar to the two-level
qubits synthesis cases. It is proven that the cost of the resulting circuit in terms of two qudit
gates is upper bounded by O(d2n) where n is the qudits number [28]. Thus, these automated
methods are suitable only for small quantum circuits due to the exponential cost increase.
When the target circuit is an arithmetic or logic block where its unitary matrix is a
permutation matrix consisting of 0 and 1 elements, then multiple-valued reversible synthesis
methods could be applied. These methods are extension of the binary reversible logic case
and may be applied to a specific value of d, e.g. [29] (d = 3), or applied to any value of d
[30, 31]. Similarly to the quantum synthesis case, these algorithms are not suitable for large
circuits.
As many algorithms widely use quantum arithmetic blocks like adders or multipliers re-
currently, it is crucial to have available efficient arithmetic and logic blocks. Ad hoc design of
such blocks usually offers better results compared to the automated synthesis methods. One
can exploit the iterative and regular structure of these arithmetic blocks or extend known clas-
sical designs to the quantum case. A diversity of ad hoc designed quantum arithmetic and
logic circuits for two-level qubits can be found in the literature [32, 19, 33, 34, 35, 36, 37, 21],
but few (usually adders) are known for multilevel qudits and also they are mostly designed
for a specific value of d. In contrast, the proposed designs are parametrized for any value of
d.
One of the first ternary (d = 3) quantum adder for 3-inputs only appeared in [30] as an
application example of the proposed synthesis method. Ternary quantum adders/subtractors
ad hoc designed for any number of inputs is given in [38]. In [39] a ternary extension of
the well known VBE ripple-carry adder [32] is reported. Quaternary (d = 4) comparators
proposed in [40]. Improved designs of ternary ripple carry and carry look-ahead adders along
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with modifications that lead to subtractors and comparators are given in [41]. The previous
ternary ripple carry adder is a modification of the CDKM binary quantum adder appeared in
[33] and it has also a depth of O(n) using one ancilla qutrit. Similarly, the previous ternary
carry look-ahead quantum adder is an extension of the DKRS binary quantum adder appeared
in [35] and thus it offers a depth O(log(n)) using O(n) ancilla qutrits.
Several of the previous multilevel qudits (usually qutrits) designs are modifications of
binary quantum adders. The gates libraries used are differentiated among each design. This is
justifiable as the implementation technology for multilevel qudits is far apart to be considered
matured. However, gates of one library can be expressed as gates of another one, provided
that the libraries are universal.
Diagonal operator circuits on qubits or qudits don’t change the absolute value of the
amplitudes of a superposition, but rearrange their relative phases. Such circuits are useful
in quantum algorithms [42, 43, 44] like quantum optimization, quantum simulation, Grover’s
search etc. Synthesis methods for diagonal unitary matrices of two-level qubits have been
developed for diagonals of special structure [45, 44, 46] or for any diagonal [47]. Recently,
diagonal synthesis for multilevel qudits reported in [48]. In general, the synthesis cost is related
to the dimensionality of the Hilbert space covered (that is exponential in the number of the
qubits or qudits) and the number of the distinct phases of the diagonal. In this work, based
on ideas of [45] and the arithmetic circuits designed, we develop a diagonal operator circuit
which has a special structure, that is the phases are quadratic functions of the coordinates,
with polynomial cost and depth. Using same techniques, other powers, instead of quadratic,
can be achieved.
The gates used in our proposed designs are the ones introduced in [14] where also physical
implementation directions are given. The proposed designs use extensively various rotation
gates. As the rotation angles of the gates vary with the size of the circuit and also small
angles are required, implementation and fault tolerance issues are addressed in Appendix B,
using results of the binary quantum case.
Many of the arithmetic multilevel quantum designs of this manuscript are direct extension
or modifications of binary quantum designs appeared in [19, 20, 21] which use QFT before
applying the rotation gates to one of the two integer operands and then applying the inverse
QFT to bring back the result in the computational basis. The following arithmetic units are
presented:
• Adder of two integers of q qudits with depth of O(q) and width of 2q qudits (Subsection
5.1).
• Adder of an integer of q qudits with a constant integer. Its depth is O(q) including the
direct and inverse QFT blocks or O(1) without the QFT blocks. Its width is q qudits
(Subsection 5.2).
• Single state controlled adder of an integer of q with a constant. The adder is enabled if
the control qudit is in a particular basis state of the different d possible states, otherwise
it acts as an identity. Its depth is O(q) and its width is q + 1 qudits (Subsection 5.3).
• Generalized controlled adder of an integer of q qudits with a constant. It adds a multiple
of the constant to the integer. The multiple depends on the state of control qudit, being
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between 0 and d− 1. Its depth is O(q) and its width is q + 1 qudits (Subsection 5.4).
• Multiplier with constant and accumulator. It multiplies an integer of q qudits with a
constant and adds the product to a second integer of q qudits. Its depth is O(q) and its
width is 2q qudits (Subsection 5.5).
• Multiplier with constant. It multiplies an integer of q qudits with a constant provided
that the constant is relative prime with dq, which is always the case when p is prime.
Its depth is O(q) and its width is 2q qudits of which q qudits are ancilla initialized to
the zero state and then are reset back to the zero state (Subsection 5.6).
• Multiplier of two integers and accumulator. It multiplies two integer of q qudits and
adds the product to a third integer of q qudits. Its depth is O(q2) and its width is 3q
qudits (Subsection 6.1).
• Squarer/Multiplier with constant/Accumulator. It performs the transform |x〉|z〉 →
|x〉|z + γx2〉, where γ is the integer constant. Its depth is O(q2) and its width is 4q
qudits (Subsection 6.2).
• General diagonal operator. It operates diagonally on a general superposition state of q
qudits and changes the phases of the superposition amplitudes by applying the matrix∑dq−1
k=0 e
i2pi
dq
f(k)|k〉〈k|, where f(k) is a function of k. The specific diagonal operator
presented here is based on the previous squarer and some other blocks as it applies the
function f(k) = γk2. It can be generalized for other powers of k or even for polynomial
functions on k by exploiting similar techniques. It has a depth of O(q2) and its width
is 4q qudits of which 3q qudits are ancilla (Section 6).
Detailed complexity analysis in terms of quantum cost and depth is given in section 7,
where the parameter d enters the previous rough approximations. This is because many gates
like the basic rotation gates used and introduced in subsection 3.6 are synthesized using more
elementary gates with a cost (and consequently depth) which depends on the dimension d of
the qudits.
3 Elementary and Basic Gates on Qudits
We followed a hierarchical bottom-up approach to design the arithmetic circuits. At the
lowest level, elementary gates operating in a two dimensional subspace of the d-dimensional
space of a qudit are used. Upon them, more complex gates (which are basic for the designs)
operating in the whole d-dimensional space are built. Some of the basic gates are reported
in [14], while others like the generalized controlled and doubly controlled rotation gates are
introduced here (subsection 3.6, subsection 6.1 and Appendix A ).
3.1 Generalized X gates
The X(jk) gates [14] operate on a two-dimensional subspace of a d-level qudit by exchanging
the basis states |j〉, |k〉, and leaving intact the other basis states, thus they are a generalization
of the well known X gate for qubits which exchanges the basis states |0〉 and |1〉. They are
defined by the d× d matrix
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X(jk) = |j〉〈k|+ |k〉〈j|+
d−1∑
n=0
n6=j
n6=k
|n〉〈n| j, k = 0 . . . d− 1
(1)
It holds that X(jk) = X(kj), so there are d(d− 1)/2 different such gates in this family.
3.2 Rotation gates of two levels
These gates perform a rotation on a two dimensional subspace [14] of a d-level qudit and are
defined as
Rjka (θ) = exp(−iθσ(jk)a /2), 0 ≤ j, k ≤ d− 1, a ∈ {x, y, z} (2)
where σ
(jk)
x = |j〉〈k| + |k〉〈j|, σ(jk)y = −i|j〉〈k| + i|k〉〈j| and σ(jk)z = |j〉〈j| − |k〉〈k| for j, k =
0 . . . d−1 are matrices of dimensions d×d. Parameter θ is the rotation angle, while i = √−1.
3.3 Generalized Controlled X gates
The GCX
(jk)
(m) gates are generalization in the qudits of the CNOT gates acting on qubits [14].
Thus, they are gates which operate on a control and a target qudit. A GCX gate has three
parameters, m, j and k, which define its operation. A GCX
(jk)
(m) acts like a X
(jk) on the target
qudit iff the control qudit is on the basis state |m〉. Consequently, the definition matrix of
such a gate is block diagonal with dimension d2×d2 consisting of d blocks of d×d dimensions
each and it is given by
GCX
(jk)
(m) = |m〉〈m| ⊗

|j〉〈k|+ |k〉〈j|+
d−1∑
n=0
n6=j
n6=k
|n〉〈n|

 +
d−1∑
n=0
n6=m
|n〉〈n| ⊗ Id j, k,m = 0 . . . d− 1
(3)
where Id is the identity matrix of dimensions d× d. Equation (3) can be equivalently written
as
GCX(jk)m = diag(Id, Id, . . . , X
(jk)
m-th block
, . . . , Id) (4)
3.4 Hadamard gate
The Hadamard gate H(d) on d-level qudits is defined by the matrix
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)( jkX )( jkX
m
( )

)( jk
aR )(dH 
Fig. 1. Symbols of X(jk), GCX
(jk)
(m)
, Rjka (θ) and H
(d) elementary gates (a is x,y or z).
H(d) =
1√
d


1 1 1 1
1 ei2pi
1
d ei2pi
2
d · · · ei2pi d−1d
1 ei2pi2
1
d ei2pi2
2
d · · · ei2pi2 d−1d
...
...
...
. . .
...
1 ei2pi(d−1)
1
d ei2pi(d−1)
2
d · · · ei2pi(d−1) d−1d

 =
1√
d


1 1 1 1
1 ei2pi(0.1) ei2pi(0.2) · · · ei2pi(0.d−1)
1 ei2pi2(0.1) ei2pi2(0.2) · · · ei2pi2(0.d−1)
...
...
...
. . .
...
1 ei2pi(d−1)(0.1) ei2pi(d−1)(0.2) · · · ei2pi(d−1)(0.d−1)


(5)
In the above equation the notation (0.n) is the fractional representation of n/d in the
base-d arithmetic system. The application of the H(d) gate to a basis state |j〉 is shown below
H(d)|j〉 = 1√
d
[
1 ei2pi(0.j) ei2pi2(0.j) . . . ei2pi(d−1)(0.j)
]T
=
1√
d
(|0〉+ ei2pi(0.j)|1〉+ · · ·+ ei2pi(d−1)(0.j)|d− 1〉)
(6)
The Hadamard gate for qudits essentially performs the order-d Fourier transform, like-
wise the Hadamard gate for qubits performs the order-2 Fourier transform. Methods for
implementation of the H(d) gate are proposed in [2, 49].
The symbols that will be used throughout the text for the three families of elementary
gates defined and the H(d) gate are shown in Figure 1.
3.5 Diagonal Gates of one and two qudits
The qudit elementary gates of the previous section affect a 2-dimensional subspace of the whole
d-dimensional Hilbert space of a single qudit. In this section single and two qudit diagonal
basic gates affecting the whole d-dimensional space of one of the qudits are described and
synthesized using elementary gates of the previous section.
3.5.1 Diagonal D′(a1, a2, . . . , ad−1) and D(ϕ1, ϕ2, . . . , ϕd−1) gates
The diagonal D′(a1, a2, . . . , ad−1) gate [14] is defined by the equation
A. Pavlidis and E. Floratos 9
D′(a1, a2, . . . , ad−1) = eiϕdiag(e−i(a1+a2+...+ad−1), eia1 , eia2 , . . . , eiad−1) (7)
It can be easily proved that such a gate can be constructed by sequentially applying d− 1
R
(jk)
z (θ) gates as shown in the following equation
D′(a1, a2, . . . , ad−1) = eiϕR(01)z (a1)R
(02)
z (a2) · · ·R(0(d−1))z (ad−1) (8)
A related gate is the D(ϕ1, ϕ2, . . . , ϕd−1) defined as
D(ϕ1, ϕ2, . . . , ϕd−1) = diag(1, eiϕ1, eiϕ2 , . . . , eiϕd−1) (9)
The D(ϕ1, ϕ2, . . . , ϕd−1) gate is identical with the D′(a1, a2, . . . , ad−1) gate if we set
aj = ϕj − 1d
∑d−1
k=1 ϕk j = 1 . . . d− 1 (10)
and add a global phase of angle ϕ = 1d
∑d−1
k=1 ϕk to every diagonal element ofD
′(a1, a2, . . . , ad−1).
3.5.2 Controlled Diagonal CD′(a1, a2, . . . , ad−1) and CD(ϕ1, ϕ2, . . . , ϕd−1) gates
The diagonal gates of the previous subsection can be extended to operate on two qudits, where
the first is the control qudit and the second is the target qudit, in the following manner: A
diagonal gate D′(a1, a2, . . . , ad−1) or D(ϕ1, ϕ2, . . . , ϕd−1) is applied on the target qudit iff the
control qudit is in state |m〉 , otherwise no operation is effective on the target. Thus, the
d2 × d2 matrices representing such gates have the following block diagonal form
CD′m(a1, a2, . . . , ad−1) = diag(Id, . . . , Id, D
′(a1, a2, . . . , ad−1)
m-th block
, Id, . . . , Id) (11)
and
CDm(ϕ1, ϕ2, . . . , ϕd−1) = diag(Id, . . . , Id, D(ϕ1, ϕ2, . . . , ϕd−1)
m-th block
, Id, . . . , Id) (12)
A construction of a CD′m(a1, a2, . . . , ad−1) gate using 4(d − 1) elementary GCX(jk)(m) and
R
(jk)
z (θ) gates is shown in Figure 2. Single qudit gate Sm = diag(1, . . . , 1, e
iϕ
m-th pos
, 1, . . . , 1) is
a phase gate which is identical to a D′ gate up to a global phase.
)01(X
m
( )21
)01( aRz
m
)01(X( )21
)01(
aRz 
)02(X
m
( )22
)02( aRz
m
)02(X( )22
)02(
aRz 
m
)1,0( dX( )21
)1,0(


 d
d
z aR
mS
)(aD 	
m

 



 





Fig. 2. Controlled diagonal CD′m(a1, a2, . . . , ad−1) gate construction and its symbol. The param-
eter
→
a inside the symbol represents the angles (a1, a2, . . . , ad−1).
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3.6 Generalized Controlled Rotation gate R
(d)
k
The controlled diagonal gates CD′m and CDm of the previous subsection are activated when-
ever the control state is equal to one of the d possible basis states, e.g. |m〉. We define a
basic controlled diagonal gate, R
(d)
k , such that each one of the d possible control states have
a different effect on the target qudit. Such gates will be useful in the QFT and arithmetic
circuits presented in the following sections. The R
(d)
k gate is parametrized by the integer k.
The matrix defining this gate is block diagonal of the form
R
(d)
k = diag
((
Φ
(d)
k
)0
,
(
Φ
(d)
k
)1
, . . . ,
(
Φ
(d)
k
)d−1)
(13)
where the matrix Φ
(d)
k is diagonal too, and defined with
Φ
(d)
k = diag
(
1, eiϕ1 , eiϕ2 , . . . , eiϕ(d−1)
)
(14)
The angles ϕ1, ϕ2, . . . , ϕ(d−1) depend on the parameter k as follows
ϕm =
2pi
dk
m, m = 1, . . . , d− 1 (15)
The R
(d)
k gates can be equivalently written in a more detailed form consisting of a sum of
tensor products of the basis states of the two qudits as
R
(d)
k =
d−1∑
j=0
d−1∑
m=0
ei
2pi
dk
jm|j〉〈j| ⊗ |m〉〈m| =
d−1∑
j=0
d−1∑
m=0
e
i2pi(0.00 . . .0︸ ︷︷ ︸
k−1
j)m
|j〉〈j| ⊗ |m〉〈m| (16)
We can see by inspecting Eq. (16) that an R
(d)
k gate is a generalization on qudits of the
controlled rotation gates Rk = Rz(2π/2
k) = diag(1, 1, 1, ei2pi/2
k
) for the qubit case (where
d = 2) and this generalization will be exploited when constructing the QFT and various
arithmetic circuits based on the QFT. To understand this, it is useful to see what is the
effect of an R
(d)
k gate when the control qudit is on a basis state |j1〉 (j1 = 0, 1, . . . , d− 1) and
the target qudit is in a superposition of equal amplitudes, but with different phases, such as
|b〉 = 1√
d
∑d−1
l=0 e
iϕl |l〉. The joint state of the two qudits after the application of the R(d)k gate
is
R
(d)
k (|j1〉|b〉) =
1√
d
d−1∑
j=0
d−1∑
m=0
e
i2pi(0.00 . . . 0︸ ︷︷ ︸
k−1
j)m
|j〉 〈j|j1〉︸ ︷︷ ︸
=δjj1
⊗ |m〉〈m|
d−1∑
l=0
eiϕl |l〉
︸ ︷︷ ︸
=eiϕm |m〉
=
1√
d
d−1∑
m=0
e
i2pi(0.00 . . .0︸ ︷︷ ︸
k−1
j1)m
|j1〉eiϕm |m〉 =
1√
d
|j1〉
d−1∑
m=0
e
i2pi

(0.00 . . . 0︸ ︷︷ ︸
k−1
j1)m+ϕm


|m〉
(17)
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)(d
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Fig. 3. Symbol of the generalized controlled rotation gate R
(d)
k
.
Thus, an angle 2π(0. 00 . . .0︸ ︷︷ ︸
k−1
j1)m =
2pi
dk
j1m is added to every component |m〉 of the target
qudit superposition and this angle is proportional to the value |j1〉 of the control qudit and
also proportional to the |m〉 component of target qudit superposition.
The implementation of an R
(d)
k can be achieved by sequentially combining d−1 controlled
diagonal gates CDm(ϕ1, ϕ2, . . . , ϕd−1) for m = 1 . . . d − 1 and different angles for each case
of m as shown below (see also Eqs. (12),(13) and (14) )
R
(d)
k =CD(1)
(
2π
dk
,
2π
dk
2, . . . ,
2π
dk
(d− 1)
)
· CD(2)
(
2π
dk
2,
2π
dk
4, . . . ,
2π
dk
2(d− 1)
)
· · ·
CD(d−1)
(
2π
dk
(d− 1), 2π
dk
(d− 1)2, . . . , 2π
dk
(d− 1)(d− 1)
) (18)
Taking into account that a CD(m)(ϕ1, ϕ2, . . . , ϕd−1) gate is composed by 4(d − 1) ele-
mentary GCX
(jk)
(m) and R
(jk)
z (θ) gates, then we conclude that an R
(d)
k gate requires 4(d− 1)2
elementary gates. The symbol used for the R
(d)
k gate in this text is shown in Figure 3.
4 Quantum Fourier Transform
The Quantum Fourier Transform on the N -dimensional computational basis {|0〉, |0〉, . . . , |N−
1〉} is defined by
|j〉 QFTN−−−−→ 1√
N
N−1∑
k=0
e
i2pi
N
jk|k〉 (19)
Using q qudits of d levels [2],[49], and setting N = dq, the q qudits basis consists of
|j〉 = |j1 . . . jq〉 = |j1〉 . . . |jq〉 where for l-th qudit it holds |jl〉 ∈ {|0〉, . . . , |d− 1〉}. Then, the
QFT action on a basis state |j〉 (j = 0 . . . dq − 1) is
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|j〉 = |j1 . . . jq〉 QFTN−−−−→ 1√
N
d−1∑
k1=0
· · ·
d−1∑
kq=0
e
i2pi
dq
j
∑q
l=1 kld
q−l |k1 . . . kq〉 =
d−1∑
k1=0
· · ·
d−1∑
kq=0
q⊗
l=1
ei2pijkld
−l |kl〉 =
q⊗
l=1
d−1∑
kl=0
ei2pijkld
−l |kl〉 =
(
d−1∑
m=0
ei2pi(0.jq)m|m〉
)(
d−1∑
m=0
ei2pi(0.jq−1jq)m|m〉
)
· · ·
(
d−1∑
m=0
ei2pi(0.j1j2...jq−1jq)m|m〉
)
(20)
The d-ary representation (j1j2 . . . jq) of the integer j = j1d
q + j2d
q−1 + · · · + jq as well
as the fractional d-ary representation (0.j1j2...jq) = j1/d + j2/d
2 + . . . + jq/d
q are used in
the above definition. This tensor product form is similar to the form of the QFT of order 2n
implemented using n qubits of two levels. Thus, the structure of a QFT circuit implemented
with qudits is similar to the binary QFT case as depicted in Figure 4.
Indeed, comparing the state
∑d−1
m=0 e
i2pi(0.jljl+1...jq−1jq)m|m〉 of the l-th qudit after the
transformation of Eq.(20) with Eq.(6) and (17) we can conclude that this state can be gener-
ated by applying at the basis state |jl〉 of the l-th qudit a Hadamard gate H(d) and a sequence
of q − l generalized rotation gates R(d)k , with k = 2 . . . q − l + 1, controlled by the qudits
l+ 1 . . . q, respectively. At the end, the order of the qudits must be reversed with swap gates
as in the case of the QFT operated on qubits. This swapping of the qudits is not shown in
Figure 4. The inverse QFT circuit is derived by reversing horizontally the direct QFT circuit
of Figure 4 (including the SWAP gates not shown) with opposite signs in the angles of the
rotation gates.
[1,1] [1,2] [1,q-1] [1,q] [2,1]… [2,q-2]… [2,q-1] … [q-1,1] [q-1,2] [q,1]Steps
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1qj
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∑
fi
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Fig. 4. QFT circuit implemented on d-level qudits.
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5 Arithmetic Circuits
The integer arithmetic circuits presented in this section are developed in a bottom up suc-
cession, starting from the simpler ones and proceeding gradually to more complex ones. The
arithmetic operation are assumed to be modulo dq where d are the qudit levels and q is the
number of qudits used to represent the integers. All the adders can be easily converted to
subtractors by using opposite sign in the angles of the rotation gates while retaining the same
circuit structure.
5.1 Adder of two integers (ADD)
A basic arithmetic operation block is an adder of two integers of q d-ary digits each, e.g
a = (a1a2 . . . aq) and b = (b1b2 . . . bq) or two superpositions of integers. Following the previ-
ous sections, the most significant d-ary digit of an integer is indexed with 1 while the least
significant digit is indexed with q. The circuit in Figure 5 operates on 2q qudits, the state
|b1 . . . bq〉 of the q upper qudits (upper register) represents integer b while the state of the
lower q qudits (lower register) represents the Fourier transformed state of the other integer a,
that is |ϕ1(a)〉|ϕ2(a)〉 · · · |ϕq(a)〉, where |ϕl(a)〉 =
∑d−1
m=0 e
i2pi(0.alal+1...aq)m (see Eq. (20)). It
is a generalization on qudits of the circuit proposed in [19].
The first qudit of the lower register is initially in the state |ϕ1(a)〉. The effect of the first
rotation gate R
(d)
1 controlled by state |b1〉 to this qudit (step[1,1]), taking into account Eq.
(17), is to evolve it in the state
|ϕ1(a)〉 R
(d)
1−−−→ |ϕ1(a)〉1,1 = 1√
d
d−1∑
m=0
ei2pi[(0.a1a2...aq)+(0.b1)]m|m〉 (21)
The effect of the second gate R
(d)
2 controlled by |b2〉 is to further evolve it (step[1,2]) in
the state
2b
qb
1b
)(1 NO
)(2 PQ
)(RSq
)(
1
dR )(2
dR )(dqR
)(
1
dR )( 1
d
qR T
)(
1
dR
2b
qb
1b
)(1 bUVW
)(2 bXYZ
)( bq [\]
AD
D
b b
q q
q q
)(^_ )( b`ab
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i
jkl
mno
pqr
AD
D
st uvw
AD
D
xy z{|
Fig. 5. Adder of two integers (ADD) and the respective symbol.
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|ϕ1(a)〉1,1 R
(d)
2−−−→ |ϕ1(a)〉1,2 = 1√
d
d−1∑
m=0
ei2pi[(0.a1a2...aq)+(0.b1)+(0.0b2)]m|m〉 (22)
Proceeding in a similar way up to gate R
(d)
q controlled by |bq〉, we find the final state
(step[1,q]) of the first qudit which becomes
|ϕ1(a)〉1,q−1
R(d)q−−−→ |ϕ1(a)〉1,q = 1√
d
d−1∑
m=0
ei2pi[(0.a1a2...aq)+(0.b1b2...bq)]m|m〉 (23)
In general, the final state of the l-th qudit of the lower register is found to be
|ϕl(a)〉l,q−l+1 = 1√
d
d−1∑
m=0
ei2pi[(0.alal+1...aq)+(0.blbl+1...bq)]m|m〉 (24)
Applying Eq. (24) to each lower register qudits we can find that the lower register has the
final joint state
|ϕ(a)〉1|ϕ(a)〉2 · · · |ϕ(a)〉q ADD−−−→
q⊗
l=1
1√
d
d−1∑
d=0
ei2pi[(0.alal+1...aq)+(0.blbl+1...bq)+]m|m〉 = |ϕ(a+ b)〉
(25)
This is the quantum Fourier transform of the sum state |a + b (mod dq)〉. By applying
the inverse QFT at the lower register we can get the desired sum in the computational basis,
while the upper register remains in the initial state |b〉. The required direct and inverse QFT
blocks are not shown in Figure 5.
5.2 Adder of an integer with constant (ADDCb)
Whenever one of the integers is constant, e.g. b = (b1b2 . . . bq), then the upper register in
Figure 5 is not necessary and all the controlled rotation gates become single qudit rotation
gates with their angles defined by the constant integer b. Thus (see Eqs. (13) and (14)),
we must apply on the l-th qudit of the lower register a sequence of q − l + 1 rotation gates(
Φ
(d)
k
)bk+l−1
=
∑d−1
m=0 e
i 2pi
dk
mbk+l−1 |m〉〈m|, for k = 1 . . . q − l + 1. This product of gates can
be merged into one gate of the form
Bl(b) =
q−l+1∏
k=1
(
Φ
(d)
k
)bk+l−1
=
q−l+1∏
k=1
(
d−1∑
m=0
e
i2pim
dk |m〉〈m|
)bk+l−1
=
d−1∑
m=0
(
q−l+1∏
k=1
e
i2pim
dk
bk+l−1
)
|m〉〈m|
(26)
These are diagonal gates of the form of Eq. (9), and their angles depend on the constant
b by the relation
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Fig. 6. Adder of an integer with constant b (ADDCb) and the respective symbol.
ϕl,m(b) =
q−l+1∑
k=1
2π
dk
mbk+l−1 (27)
so they can be constructed with elementary R
(jk)
z (θ) gates using the procedure described in
subsection 3.5. Figure 6 shows the constant b adder (direct and inverse QFT blocks not
included in the diagram). Likewise the general adder ADD, this adder performs the addition
modulo dq.
5.3 Single State Controlled Adder of an integer with constant (CcADDCb)
The constant adder ADDCb can be easily converted to a constant adder controlled by the
state of an additional control qudit so as to perform the transformation
CcADDCb (|e〉|a〉) = |e〉|a+ bδce〉 (28)
where δce is the Kronecker delta function. Consequently, the addition is performed iff
the control state equals |c〉, otherwise the target state |a〉 remains unaltered. The one state
controlled constant adder CcADDCb can be constructed as shown in Figure 7 if the one qudit
rotation gates Bl(b) of Figure 6 are converted to the respective two qudits diagonal gates
controlled by state |c〉. These gates are exactly the CD(c) gates of subsection 3.5.
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Fig. 7. State |c〉 controlled adder with constant b (CcADDCb) and the respective symbol.
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5.4 Generalized Controlled Adder of an integer with constant (GCADDCb)
A useful generalization of the previous CcADDCb circuit can be achieved if we permit all the
basis states of the control qudit to have an influence on the result of the addition. Such a
circuit will be named Generalized Controlled Adder with constant b and is defined by the
relation
GCADDCb (|e〉|a〉) = |e〉|a+ be〉 (29)
The above equation can be rewritten as
GCADDCb (|e〉|a〉) = |e〉|a+ bδ1e + 2bδ2e + · · ·+ (d− 1)bδ(d−1)e〉 (30)
Equation (30) directly leads to the implementation of Figure 8 where d − 1 consecutive
applications of CcADDCbc (c = 1 . . . d− 1) adders are employed.
)(1 ÕÖ
)(2 ×Ø
)(ÙÚq
)(1 beÛÜÝ
e e
)(2 beÞßà
)( beq áâã
CA
D
D
C
CA
D
D
C
CA
D
D
C
1 d-1
G
CA
D
D
C
b
q q
)( ebäåæ)(çè
(d-1)b2bb
e e
2
éê
ëì
íî
ïðñ
òóô
õö÷
CA
D
D
C
CA
D
D
C
CA
D
D
C
G
CA
D
D
C
øùúûü
Fig. 8. Generalized controlled adder with constant b (GCADDCb) and the respective symbol.
5.5 Multiplier with constant and Accumulator (MACb)
A Multiplier with constant and Accumulator MACb multiplies a q qudits integer x with a
constant b of q d-ary digits, and accumulates the product bx to a q qudits integer a (modulo
dq). Namely, the MACb circuit consists of two q qudits registers holding initially the states
|x〉 and |a〉 and transforms them as
MACb (|x〉|a〉) = |x〉|a + bx〉 (31)
Taking into account that x can be written as (x1x2 . . . xq) =
∑q
l=1 xld
q−l then Eq. (31)
can be written as
MACb (|x〉|a〉) =|x〉|a+ b
q∑
l=1
xld
q−l〉 =
|x〉|a+ xqb+ xq−1db+ · · ·+ x1(dq−1b)〉
(32)
This means that the above transformation can be implemented by applying q GCADDC
circuits, where the control is done consecutively by the qudits xq, xq−1, . . . , x1 and the constant
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Fig. 9. Multiplier with constant Accumulator b (MACb) and the respective symbol.
parameter for each one GCADDC block is b, db, . . . , dq−1b (modulo dq), respectively, as shown
in Figure 9.
5.6 Multiplier with constant (MULCb)
Amultiplier (modulo dq) with constant b implements the function f : 0 . . . dq − 1→ 0 . . . dq − 1
with y = f(x) = bx (mod qq). When cosntant b is relative prime to dq then there exists
the inverse b−1 (mod dq) and consequently there exists the inverse function f−1(y) = b−1y
(mod dq) = b−1bx (mod dq) = x. This always happens when d is a prime number. Figure
10 shows how to construct a Multiplier with constant b using two MACb blocks and the
necessary direct and inverse QFT blocks. It requires a q qudits register initially holding the
integer x and another q qubits ancilla register initially in zero state. At the end, one register
is set to the state |bx (mod dq)〉 while the other register is set to state zero, so effectively the
ancilla register is reset back and can be reused.
In the diagram of Figure 10, the boxes with the black strip at their right side are the
”direct” blocks while these with the black strip at their left side are the respective inverses.
The operation of the inverse MAC with parameter b−1 is to perform substraction instead
of accumulation, that is referring to Figure 10, we have the operation MAC−1b−1 |bx〉|ϕ(x)〉 =
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Fig. 10. Multiplier with constant b (MULCb) and the respective symbol.
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|bx〉|ϕ(x − b−1(bx))〉 = |bx〉|0〉. The inverse MAC−1 has the same internal topology as the
direct MAC of Figure 9 (of course with parameter b−1 instead of b) with the only difference
that the angles of its rotation gates have a minus sign. By inspecting the labels at the qudit
buses of Figure 10 describing the respective states we can conclude that the circuit implements
the multiplication
MULCb (|x〉|0〉) = |bx〉|0〉 (33)
Excluding the ancilla register, which is in the zero state before and after the operation and
thus it remains unentangled, we conclude that this circuit performs the desired multiplication
operation.
6 Diagonal Operators on q qudits
The diagonal operator on q qudits of d levels, as its name implies, is a circuit whose unitary
matrix of dimensions dq×dq has a diagonal form. The circuit developed in this section is such
that the diagonal elements of the matrix are integer powers of the principal root of unity e
i2pi
dq
and the integer powers are a function f(k) of the coordinate k = 1 . . . dq − 1 of the elements.
In what follows, the diagonal operator circuit developed is for the function f(k) = γk2, where
γ is an integer constant. Thus, the definition of our diagonal operator on q qudits is
∆(q)γ =
Q−1∑
k=0
e
i2pi
Q
f(k)|k〉〈k| (34)
where Q = dq and f(k) = γk2 (mod dq). All the diagonal entries of the above matrix
are integer powers of the basic phase ω = e
i2pi
Q . The effect of this matrix upon a general
superposition state of q qubits will be
Q−1∑
k=0
ck|k〉
∆(q)γ−−−→
Q−1∑
k=0
cke
i2pi
Q
f(k)|k〉 (35)
The circuit that implements the operator of Eq. (34) will be derived by exploiting results
of [45] which are given for the case of binary quantum circuits. A prerequisite for this con-
struction is a Squarer/Multiplier with constant/Accumulator circuit (SMAC) that computes
the function f involving two q qudits registers as in
SMACγ(|k〉|z〉) = |k〉|z + f(k)〉 = |k〉|z + γk2 (mod Q)〉 (36)
Such an SMAC circuit will be described in subsection 6.2.
Figure 11 shows the diagonal operator circuit with entries dependable on the function
f(k) = γk2 (mod Q). Two quantum registers are used, each q qudits wide, namely Reg1 and
Reg2. The upper register Reg1 is assumed to be in a general superposition state prior the
operator ∆
(q)
γ is applied as described in Eq. (35), while the lower register Reg2 is an ancilla
register with zero initial and final state.
The first step is to form in the ancilla register Reg2 the uniform superposition state
|R〉 = 1√
Q
∑Q−1
h=0 |h〉. This is accomplished with the application of q Hadamard gates H(d)
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Fig. 11. Diagonal q qubits operator ∆
(q)
γ .
on each qudit of the register. Then, we apply on each qudit the diagonal gates Dd
m†
Q for
m = 0 . . . q − 1 . The matrix representing these gates is
Dd
m†
Q = diag(1, ω
−1·dm
Q , ω
−2·dm
Q , . . . , ω
(d−1)·dm
Q ), m = 0 . . . q − 1 (37)
and it has exactly the same form of the diagonal gates of Eq. (9). The joint affect of these
gates at Reg2 is given by their tensor product which is a diagonal matrix too, of dimensions
dq × dq
D†QQ = diag(1, ω
−1
Q , ω
−2
Q , . . . , ω
Q−2
Q , ω
Q−1
Q ) (38)
Then, the state of Reg2 becomes
|R〉1 = 1√
Q
=
Q−1∑
h=0
ω(Q−h)|h〉 (39)
The initial state of Reg1 is assumed to be a general superposition of basis states and can
be expressed as
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|S〉1 =
Q−1∑
k=0
ck|k〉 =
Q−1∑
n=0
∑
k∈Kn
ck|k〉, Kn = {k : f(k) = n} (40)
In the right hand side of Eq. (40) we have grouped all the basis states with value k such
that f(k) = n in a set Kn and then sum over all the states belonging to sets Kn. The
expediency of this grouping will be clear later. Combining Eq. (40) and (39) we find the joint
state of Reg1 and Reg2 just before the application of the SMAC block, which is given by the
tensor product
|S〉1 ⊗ |R〉1 = 1√
Q
Q−1∑
n=0
∑
k∈Kn
Q−1∑
h=0
ckω
Q−h|k〉|h〉 (41)
Taking into account the effect of the SMAC block given by Eq. (36) we get the state of
the two registers after the application of the SMAC
|SR〉2 =SMAC(|S〉1 ⊗ |R〉1) =
1√
Q
Q−1∑
n=0
∑
k∈Kn
Q−1∑
h=0
ckω
Q−h|k〉|h+ f(k) (mod Q)〉
1√
Q
Q−1∑
n=0
∑
k∈Kn
Q−1∑
h=0
ckω
Q−h|k〉|h+ n (mod Q)〉
(42)
We are going to use m = h+ n (mod Q) as the index of the inner summation in place of
h. We observe that for a particular n, as h takes the values from 0 to Q− 1, then m = h+ n
(mod Q) takes one value a time (”1-1” mapping), that is the new index m will be in the same
range from 0 to Q− 1. Thus the lower and upper limits of the new index m remain the same
and we have h = m− n (mod Q) and Q− h = n+ (Q−m) (mod Q). Also, it holds ωQ = 1.
Then Eq. (42) becomes
|SR〉2 = 1√
Q
Q−1∑
m=0
Q−1∑
n=0
∑
k∈Kn
ckω
nωQ−m|k〉|m〉
1√
Q
Q−1∑
n=0
∑
k∈Kn
ckω
n|k〉 ⊗
Q−1∑
m=0
ωQ−m|m〉
Q−1∑
k=0
ckω
f(k)|k〉 ⊗ 1√
Q
Q−1∑
m=0
ωQ−m|m〉
(
∆(q)γ |S〉
)
⊗ |R〉
(43)
This shows that Reg1 has the desired state of Eq. (35) and it is disentangled with respect
to Reg2 which remains in state of Eq. (39). Thus, the ancilla Reg2 can be reset without any
effect on the Reg1. The resetting can be accomplished as shown in Figure 11 by applying
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in the reverse sequence (a) the inverse of the gates H(d) and (b) the inverse of Dd
m†
Q , which
are the H(d)† = H(d)∗ (conjugate Hadamard) and Dd
m
Q , respectively. An alternative method
would be to measure Reg2 and depending on the measurement result to apply GCX gates
controlled by the measurement classical result. This measurement would not affect Reg1 as
it is disentangled with respect to Reg2.
6.1 Multiplier of two integers / Accumulator (MMAC)
The construction of the SMAC block requires a multiplier of two integers and accumulator
block (MMAC) whose operation is to multiply integer x with integer y and accumulate the
product xy to integer z (modulo dq). This means that the MMAC block is applied on three
q qudits registers and performs the transformation
MMAC (|x〉|y〉|z〉) = |x〉|y〉|z + xy〉 (44)
If x = (x1x2 . . . xq) =
∑q
t=1 xtd
q−t and y = (y1y2 . . . yq) =
∑q
s=1 ysd
q−s are the d-base
representations of the two integers , then their product (modulo dq) is given by
xy =
q−1∑
s=0
ds
q−1∑
t=0
xq−tyq−s+t (45)
In Eq. (45) the full product terms corresponding to powers ds with s ≥ q have not been
included, because the product is to be calculated modulo dq. Also, digits with negative index
(e.g. x−1), as well as with index greater than q (e.g. xq+1), are assumed zero. The calculation
of the product and the accumulation can be performed in an similar way as in the MAC circuit
given in subsection 5.5. We assume that the state corresponding to the accumulation register
integer |z〉 is already Fourier transformed and taking into account Eq. (20) which expresses
the QFT we expect that the l-th qudit of the accumulation result |z + xy〉 prior the inverse
QFT is
|ϕl(z + xy)〉 = |0〉+ e
i2pi
dl
(z+xy)|1〉+ e i2pidl (z+xy)2|2〉+ · · ·+ e i2pidl (z+xy)(d−1)|d− 1〉 (46)
Thus, to bring and initial state |ϕl(z)〉 of the l-th qudit to the state of Eq. (46) we must
add various integer multiples of the basic angle (2π/dl). Namely, taking into account Eq. (45),
the angles that must be added to the amplitude phases of a basis state |r〉 (r = 0 . . . d− 1) in
the superposition |ϕl(z)〉 of Eq. (46) are
Φl,r =
2π
dl
xyr = 2πr
q−1∑
s=0
ds−l
s∑
t=0
xq−tyq−s+t = 2πr
l−1∑
s=0
ds−l
s∑
t=0
xq−tyq−s+t (47)
The restriction s < l at the upper limit of the first sum of Eq. (47) comes due to the
periodicity exp(ϕ+2πdn) = exp(ϕ) that holds for any integer d and any non negative integer
n. The restriction t ≤ s at the upper limit of the second sum results because yq−s+t = 0 for
t > s. Replacing with k = l − s, Eq. (47) becomes
Φl,r = 2πr
l∑
k=1
d−k
l−k∑
t=0
xq−tyq+k−l+t (48)
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Consequently, the angles that must be added to the phase amplitude of the |r〉 component
of the superposition are (2π/dk)xmynr and depend on indices m = q− t and n = q+k− l+ t.
This can be attained if we introduce the notion of a double controlled generalized rotation
gate applied to three qudits, two controls and one target. Similarly to Eq. (16) which is the
definition of the simply controlled generalized rotation gate, we define the double controlled
generalized rotation gate R
(d)
k with the d
3 × d3 matrix
R
(d)
k =
d−1∑
m=0
d−1∑
n=0
d−1∑
r=0
e
i2pi
dk
mnr (|m〉〈m|)⊗ (|n〉〈n|)⊗ (|r〉〈r|) (49)
Figure 12 depicts the symbol for this double controlled rotation gate. In Appendix A a
construction of R
(d)
k will be presented using some of the elementary and basic gates introduced
in Section 3.
The topology of the MMAC circuit can be directly concluded from Eq.(48), as this equation
describes which gates have to applied and which are their control connections to the qudits
carrying |x〉 and |y〉. Figure 13 shows an example MMAC for the case of q = 4. In this figure
the R
(d)
k gates are represented with the value k inside the circle. Generalization for any value
of q is obvious.
We observe in Figure 13 and in Eq. (48) that l−k+1R(d)k gates are sequentially applied on
the l-th target qudit for a specific k (l = 1 . . . q, k = 1 . . . l). In total, Cl =
∑l
k=1(l−k+1) =
l(l+1)
2 R
(d)
k gates are applied on the l-th target qudit. Summing over all target qudits we find
the total number of gates used CMMAC(q) =
∑q
l=1 Cl =
∑q
l=1
l(l+1)
2 =
1
6q
3 + 12q
2 + 13q. The
same value gives the depth of the circuit as arranged in Figure 13. Indeed, for the example
q = 4 we find CMMAC(4) = 20. We can exploit the fact that gates R
(d)
k mutually commute
as they are diagonals and rearrange them so as to achieve a parallelization in their execution.
The gates that can be executed simultaneously are those that operate on different qudits.
An example of the proposed parallelization for the case q = 4 is shown Figure 13, where
below each gate is shown the soonest timestep in which it can be executed. E.g. at the
first timestep three gates can be executed in parallel as none of these gates operate on the
same qudit as the other two. We can generalize this parallelization scheme and conclude that
we can achieve a depth of about q(q + 1)/2 which is quadratic instead of cubic without the
proposed rearrangement.
)(d
kR
Fig. 12. Symbol of R
(d)
k gate.
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Fig. 13. Two 4-qudits integers Multiplier/Accumulator (MMAC) and parallel operation of gates.
6.2 Squarer/Multiplier/Accumulator (SMAC)
The MMAC circuit allows the construction of the SMACγ circuit described by Eq. (36) and
required for the q qudits diagonal operator ∆
(q)
γ . The Squarer/Multiplier with constant γ
/Accumulator modulo dq is presented in block diagram in Figure 14. It uses 4q qudits, 2q
of which are ancilla qudits with zero initial and final state, where q is the number of qudits
used to represent the argument x. The 4q qudits are grouped into four registers of q qudits
each. The second register from top holds the argument |x〉 while the bottom register holds
the accumulation value |z + γx2 mod dq〉.
The first step is to set the state of the top register into the same state as the second one,
which is |x〉. This is accomplished with the adder block sandwiched between two QFT blocks,
direct and inverse (This operation could be also achieved using a sequence of GCX gates to
”copy” the second’s register state to the first). In a second step, the two states |x〉 and |x〉 of
the two top registers are multiplied together by the MMAC and the product is accumulated to
the third register from top, which was initially in the zero state. At this stage, the joint state
of the three top registers is |x〉|x〉|x2 (mod dq)〉. Next, the MACγ block follows to multiply
the constant γ with the |x2 (mod dq)〉 state of the third register. The result is accumulated
to the bottom register, which was initially in state |z〉. At this point the joint state of the
four registers can be described by |x〉|x〉|x2 (mod dq)〉|z+γx2 (mod dq)〉. What remains is to
reset the first and the third ancilla registers. The inverse MMAC resets the third register by
performing substraction instead of accumulation of the product |x2〉. The inverse MMAC is
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Fig. 14. Squarer/Multiplier with constant γ/Accumulator (SMACγ).
constructed like the direct MMAC with opposite angles in its rotation gates. Last, the inverse
adder resets the top ancilla register. Consequently, the circuit of Figure 14 implements the
transformation
SMAC (|0〉|x〉|0〉|z〉) = |0〉|x〉|0〉|z + γx2 (mod dq)〉 (50)
which is exactly the transformation of Eq. (36) if the ancilla registers are ignored.
7 Complexity Analysis
The arithmetic quantum circuits proposed in the previous sections are broken down to the
level of elementary gates H(d), R
(jk)
z (θ), R
(jk)
x (θ) and GCX
(jk)
m introduced in Section 3. This
decomposition is depicted in Figure 15 in a tree structure, where the root of of each tree is
some of the complete circuits proposed and the leaves of the tree (trapezoids) represent the
elementary gates. The edges of each tree are labeled with the number of components needed
by each level from one level below (no label stands for 1). The SMAC and the Diagonal
QFT
)(d
kR
CD
GCX
)(dH
),( kj
zR
q2-q/2q
d-1
2d-1 2d
ADD
)(d
kR
CD
GCX ),( kjzR
q2+q/2
d-1
2d-1 2d
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Fig. 15. Hierarchy break-down of various arithmetic quantum circuit proposed. Elementary gates
are shown in trapezoid shape as the leafs of the tree. Parameter q is the arguments size, while d
is the dimensionality of the qudits.
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Table 1. Quantum cost, depth and width of the proposed arithmetic circuits.
Circuit Cost Depth Width
QFT 4d2q2 8d2q q
ADD 4d2q2 4d2q 2q
MAC 4d2q2 4d2q 2q
MULC 24d2q2 32d2q 2q
MMAC 7d3q3 21d3q2 3q
SMAC 14d3q3 42d3q2 4q
∆qγ 14d
3q3 42d3q2 4q
operator are not included in this Figure, but their costs and depths can be easily calculated
after the calculations of the blocks shown in this figure.
A rough complexity analysis in terms of quantum cost (number of elementary gates used)
and depth (execution time) can be done with the help of Figure 15. The analysis assumes
that single and two qudits gates are equivalent in terms of costs and execution time. Exact
costs and depths depend on the particular implementations. The total gates count for each
block can be found by traversing the tree emerging from the inspected block down to each
leaf of the subtree. The labels of the edges for each path are multiplied and then the products
of each path used are summed together. E.g. the QFT circuit needs q Hadamard gates,
(q2 − q/2)(d − 1)(2d − 1) GCX(jk)m gates and (q2 − q/2)(d − 1)2d R(jk)z (θ) gates. Similar
calculations provide us with the quantum costs shown in Table 1, which shows only the
highest order terms.
The depth calculation will be done in more detail by finding first the depths of QFT,
ADD, MAC and MMAC blocks and then the depths of MULC and SMAC.
QFT At first glance Figure 4 exhibits a quadratic depth O(q2), but it can be easily shown
that we can parallelize the execution with an appropriate reordering of the gates and
thus achieve a linear depth, namely depth(QFT)=8d2q.
ADD Similarly as in the QFT case, a reordering of gates in Figure 5 offers a linear depth too,
that is depth(ADD)=4d2q.
MAC Concurrent execution of gates is possible in this case, too. It can be easily seen that
by flattening the hierarchy MAC-GCADDC-CADDC, q different controlled gates Bl(b)
(Eq. (26)) belonging in different GCADDC blocks can be executed concurrently. Thus,
the depth of the MAC is of the order O(4d2q) instead of O(4d2q2) as directly calculated
by the number of elementary gates.
MULC Observing Figure 10 we find depth(MULC)=3depth(QFT)+2depth(MAC), as the two
middle QFT blocks (direct and inverse) can be executed simultaneously. Thus, we derive
depth(MULC)= 32d2q.
MMAC The reordering of gates achieves q(q+1)/2 execution steps of double controlled rotation
gates. Taking into account the decomposition of these three qudit gates into single and
two qudits gates (see Appendix A) we end up in depth(MMAC)=21d3q2.
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SMAC From the previous calculations and Figure 14 we find that the dominant depth of SMAC
in leading order is twice the depth of the MMAC block.
∆qγ The depth of the diagonal circuit is essentially the depth of the SMAC.
8 Conclusions and Future Work
In this paper we presented an assortment of quantum circuits for multilevel qudits. These are
basic integer arithmetic operations circuits (like addition, multiplication/accumulation and
multiplication) as well as more complex circuits such as squarers. Additional extensions can
be applied. E.g., the ADD, ADDC, MAC and MULC circuits can be converted to single qudit
controlled versions. Such controlled versions could be useful to the multilevel qudits quantum
phase estimation algorithms and quantum simulations.
The general diagonal operator has been developed for the special case of a quadratic
function f(x) = γk2, where k is the coordinate of the diagonal element, however using the
same techniques we can easily construct diagonal operators for any power of k and even for
a polynomial function on k. E.g. the Squarer/Multiplier/Accumulator can be converted to a
circuit that accumulates the third power by inserting additional MMAC units in Figure 14.
The designs are based on the alternative representation of an integer after QFT trans-
formed instead of the usual computational basis representation, a method which has been
already exploited in the binary qubits case. QFT based arithmetic circuits design is a ver-
satile method to develop many arithmetic circuits. E.g. there is no need to handle carries
which leads to space reduction. Moreover, if it is suitably used, it can offer advantages in
terms of speed. This is possible when similar blocks are iterated to act on a datapath whose
state follows the QFT representation. The extensive usage of rotation gates (which mutually
commute) on such a datapath permits their rearrangement so as they execute concurrently.
This capability is observed in the MAC block, where the application of a suitable reordering
of gates led to depth reduction from O(q2) to O(q). Similarly, the depth of the MMAC block
reduced from O(q3) to O(q2).
Another advantage that has been observed in designs adopting the QFT method is their
robustness to various kinds of deviations from the ideal operation. E.g. approximate QFT
[50] or QFT banding is the design procedure of eliminating small angle rotation gates. Studies
of the Shor’s algorithm which uses the QFT showed that the algorithm still works sufficiently
even when a large proportion of the QFT rotation gates are eliminated [22, 51, 52]. Recent
studies extended to circuits beyond QFT. In [53, 54] the simultaneous gate pruning of rotation
gates of the QFT circuit and the QFT based modular exponentiator of Beauregard’s circuit
[20] were simulated. The simulation results showed similar robustness of Shor’s algorithm to
these gates eliminations. This robustness is sustained even if the parameters of the remaining
rotation gates are randomly selected [23]. The above results suggest that a similar robustness
is expected in the multidimensional qudits case and further investigation to be carried.
On the other side, there is a drawback related to the requirement of reliable implementing
high accuracy small angles rotation gates. Moreover, these gates must belong to a set of
fault tolerant gates if large scale quantum computation is considered. Fortunately, as shown
in Appendix B, approximation of these gates is possible, albeit with a cost. However, the
remarks of the previous paragraph suggest that this cost may be much lower if approximate
computation is adopted.
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For the above reasons and also because the exact cost depends on the exact technology
used, which for qudits is at an early stage, the complexity analysis of section 7 is to be
considered as a crude indicator of performance. Despite that, we think that the proposed
designs enrich the toolkit of the future quantum computing.
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Appendix A
The double controlled gates R
(d)
k which are used in the MMAC block can be decomposed
to single and two qudits elementary gates. Equation (49) states that the effect of the
R
(d)
k to the target qudit state is multiplication by a diagonal matrix d × d of the form
diag(1, e
i2pi
dk
mn, e
i2pi
dk
2mn, . . . , e
i2pi
dk
(d−1)mn) iff the two control states are |m〉 and |n〉. Con-
sequently, to implement this gate we need (as was the case of the gate CDm(ϕ1, . . . , ϕd−1)),
the construction of double controlled diagonal gates of the form
CCD(m,n)(ϕ1, ϕ2, . . . , ϕd−1) = diag(Id, . . . , Id, D(ϕ1, ϕ2, . . . , ϕd−1)
mn−th block
, Id, . . . , Id) (A.1)
where the diagonalD(ϕ1, ϕ2, . . . , ϕd−1) is applied to the target qudit iff the two control qudits
states are |m〉 and |n〉. The angles are ϕl = (2π/dkmnl) for l = 1 . . . d−1. Thus, the gate R(d)k
is constructed by successively using (d−1)×(d−1) three qudit gatesCCD(m,n)(ϕ1, ϕ2, . . . , ϕd−1)
as follows
R
(d)
k =
d−1∏
m=0
d−1∏
n=0
CCD(m,n)(1,
i2π
dk
mn,
i2π
dk
2mn, . . . ,
i2π
dk
(d− 1)mn) (A.2)
The above decomposition is depicted in Figure A.1. The parameter k inside the rectangular
symbol of the CCD gates corresponds to the parameter k of R
(d)
k gate, while the values m
and n inside the small circles of the same gate signify that the (mn)-th block of the diagonal
matrix CCD is of the form diag(1, e
i2pi
dk
mn, e
i2pi
dk
2mn, . . . , e
i2pi
dk
(d−1)mn) while the rest of the
blocks are identity matrices (see Eq. (A.1)). That is the gate transforms the target qudit
with the matrix diag(1, e
i2pi
dk
mn, e
i2pi
dk
2mn, . . . , e
i2pi
dk
(d−1)mn) iff the control states are |x〉 = |m〉
and |y〉 = |n〉.
The way to construct a double controlled rotation gate CCD(m,n)(ϕ1, ϕ2, . . . , ϕd−1) is
analogous to the one for the simply controlled gate CD(m)(ϕ1, ϕ2, . . . , ϕd−1) which is equiva-
lent to the CD′m(a1, a2, . . . , ad−1). The difference in this case is that we need double controlled
1
1
2
1
d-1
1
1
2
2
2
d-1
2
1
d-1
2
d-1
d-1
d-1x
y
z
x
y
zR dk
)(CCDk CCDk CCDk CCDk CCDk CCDk CCDk CCDk CCDk
Fig. A.1. Decomposition of R
(d)
k gate into CCD gates.
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generalized NOT gates, which will be called GCCX
(jk)
(m,n). They can be thought as an exten-
sion of Toffoli gates to the qudit case and their operation is analogous to that of the GCX
(jk)
(m) ,
but in three qudits. They are defined by the equation
GCCX
(jk)
(m,n) = |m〉〈m| ⊗ |n〉〈n| ⊗

|j〉〈k|+ |k〉〈j|+ d−1∑
k=0
k 6=j
|k〉〈k|

+
d−1∑
l=0
l 6=m
l 6=n
|l〉〈l| ⊗ Id ⊗ Id j, k,m, n = 0 . . . d− 1
(A.3)
This description means that they interchange the two target qudit basis states |j〉 and
|k〉 iff the two control states are |m〉 and |n〉. Having available the GCCX(jk)(m,n) gates
we can construct a CCD′(m,n)(a1, a2, . . . , ad−1) as shown in Figure A.2 (the example de-
picts the qutrit case of d = 3, generalization for other values of d is obvious). The con-
trolled gate Sn is the analogous of the single qudit gate Sm of Figure 2. Namely, it is a
CDm(1, . . . , 1, e
iϕ
n-th pos
, 1, . . . , 1) gate, with angle ϕ = 1d
∑d−1
k=1 ak. The CCD
′
(m,n) gate is iden-
tical with the desired CCD(m,n) gate if angles redefinition similar to the ones of Eq. (10) are
applied.
What remains is the GCCX
(jk)
(m,n) gate construction. This gate operates in a two di-
mensional subspace of the target qudit. Thus, extension to the qudit case of a Toffoli gate
decomposition into single and two qubits [55] can be exploited and this is shown in Figure A.3.
The single and two qudit gates used will be the generalization of the S,T and H qubit gates
to the d dimension of the qudits but operating only on a 2-dimensional subspace. Concretely,
we define the gates
S(jk) = |j〉〈j|+ i|k〉〈k|+
d−1∑
n=0
n6=j
n6=k
|n〉〈n| j, k = 0 . . . d− 1
(A.4)
T (jk) = |j〉〈j|+ eipi/4|k〉〈k|+
d−1∑
n=0
n6=j
n6=k
|n〉〈n| j, k = 0 . . . d− 1
(A.5)
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Fig. A.2. Decomposition of CCD′
(m,n)
(a1, a2, . . . , ad−1) gate
32 Arithmetic Circuits for Multilevel Qudits Based on Quantum Fourier Transform
)( jkX
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Fig. A.3. Decomposition of GCCX
(jk)
(m,n)
gate into single and two qudit two-level gates.
H(jk) = 1√
2
(|j〉〈j|+ |j〉〈k|+ |k〉〈j| − |k〉〈k|) +
d−1∑
n=0
n6=j
n6=k
|n〉〈n| j, k = 0 . . . d− 1
(A.6)
Gates S(jk) and T (jk) are effectively R
(jk)
z (θ) with θ equal to π/2 and π/4, respectively,
ignoring some global phase. Also, we can build the H(jk) gate using the easily proved iden-
tity H(jk) = eipi/2R
(jk)
z (π/2)R
(jk)
x (π/2)R
(jk)
z (π/2), which is similar to the one for the qubit
Hadamard case. We have finally achieved to synthesize a three qudits rotation gate R
(d)
k with
elementary single qudit rotation R
(jk)
z (θ), R
(jk)
x (θ) gates and two qudits GCX
(jk)
(m) gates.
Appendix B
The design of arithmetic quantum circuits based on the QFT involves a library of elementary
gates {H(d), R(jk)z (θ), R(jk)x (θ), GCX(jk)m }. The size of this library is not constant as the
parameter θ of the rotation gates depends on the size q of the circuit (number of qudits used).
However, it is possible to approximate these rotation gates with arbitrary precision using a
constant set of gates. Much research has been done recently in this area focused on gates
operating on qubits [56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67]. An extension of some of
these results can be easily applied to the case of the qudits for the specific elementary gates
library and thus we can use a constant library for the synthesis. This is important both
for physical implementation reasons and for the fault tolerance aspect of the circuit, as fault
tolerance techniques have developed for a restricted set of gates (e.g Clifford + T gates for
the case of binary qubits). Before proceeding to the extension of the well established qubit
gates approximation methods to the qudit case, some definitions are necessary. A unitary
matrix U of dimensions d× d is called a two level matrix if it has the form [55]
U =


1
. . .
1
ujj ujk
1
ukj ukk
. . .
1


(B.1)
This kind of matrix leaves invariant a subspace of d− 2 dimensions and operates only on
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the two dimensions corresponding to coordinates j and k. A more compact notation for the
above matrix is
U[jk](V ), V =
[
v11 v12
v21 v22
]
(B.2)
In this notation, we only need to define a unitary 2 × 2 dimensional matrix V and also
define which coordinates j and k this matrix operates on. A multiplication homomorphism
is valid since
U[jk](V1) · U[jk](V2) = U[jk](V1 · V2) (B.3)
The R
(jk)
z (θ) and R
(jk)
x (θ) elementary gates have exactly the form of Eq. (B.2) with
Vz(θ) =
[
e−iθ/2 0
0 eiθ/2
]
and Vx(θ) =
[
cos θ/2 −i sin θ/2
−i sin θ/2 cos θ/2
]
, respectively. The Vz(θ) and
Vx(θ) gates are in fact qubits rotation gates and thus we can exploit the known approximation
results of the literature for the qubit gates. These results state that an arbitrary rotation gate
like Vz(θ) can be approximated by a finite sequence of gates belonging to a discrete set, e.g.
Vˆz(θ) = (HT · · ·T )(HT · · ·T ) · · · (HT · · ·T ), where H is the Hadamard gate and T is the π/8
gate, such as the approximation error ǫ = ‖Vˆz(θ) − Vz(θ)‖ can be arbitrary small (Solovay-
Kitaev Theorem and improvements [68, 69, 70]). Using this fact and Eq. (B.3) we find that
every rotation gate R
(jk)
z (θ) can be approximated by another one Rˆ
(jk)
z (θ) with arbitrary
precision as
Rˆ(jk)z (θ) = U[jk](Vˆz(θ)) = U[jk](H)U[jk](T ) · · ·U[jk](T ) · · ·U[jk](H)U[jk](T ) · · ·U[jk](T ) (B.4)
In essence, the U[jk](H) and U[jk](T ) gates are the H
(jk) and T (jk) gates of Eq. (A.6)
and (A.5), respectively. On the other side, the R
(jk)
x (θ) gates can be decomposed using the
identity R
(jk)
x (θ) = H(jk)R
(jk)
z (θ)H(jk) and thus the proposed circuits can be synthesized
using the discrete library of constant number of components shown in Table B.1. The second
column shows the number of different gates of the same family, which depends on the family
parameters (none, j, k and m). The constant library consists of a total of (3 + d)d(d−1)2 + 1
gates.
The first Solovay-Kitaev algorithms [68, 69, 70] generate a sequence of such gates of length
O(log3.97 (1/ǫ)) and synthesis time in order of O(log2.71 (1/ǫ)). In the last few years extensive
Table B.1. Discrete library ef elementary gates.
Gate family # gates
Hd 1
H(jk) d(d− 1)/2
T (jk) d(d− 1)/2
S(jk) d(d− 1)/2
GCX
(jk)
m d2(d− 1)/2
Total # gates (d+ 3)d(d−1)2 + 1
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research resulted in great improvements both in terms of the sequence length and synthe-
sis time. They used a diverse set of techniques (usage of ancilla or not, different libraries,
approximate or exact synthesis etc). Some of the best results in terms of the generated
sequence length can be found in [63, 65, 66, 67]. These works offer a length of less than
10 log (1/ǫ) T gates (T gates are considered more costly if they are built fault-tolerantly).
In the presented circuits, the worst case angle of a Rjkz (θ) gate is θ = 2π/d
q, so the desired
approximation error should be of the same order ǫ ≈ 2π/dq. Consequently, each R(jk)z (θ) gate
can be adequately approximated by a sequence of H(jk) and T (jk) gates of length of the order
10 log (dq/2π) ≈ 10q log d. Thus if we have to use a constant library of components due to
implementation and/or fault tolerance reasons we have a linear in q multiplicative overhead
in the quantum costs and depths calculated in Section 7.
